Abstract-Frequency-domain anti-jamming (FDAJ) algorithms achieve prominent performance on interference suppression with simple calculations; and hence they are widely used in many applications. The interference suppression threshold plays a key role in the algorithm and affects system performance greatly. In this paper, the initial interference threshold is derived theoretically and then a novel FDAJ algorithm is proposed based on the iterative calculation of the threshold. With the iterative process, the optimal threshold for the interference suppression can be approached with little loss of valid signals; and the antijamming performance can be further improved. The simulation results validate well that our proposed iterative algorithm has superior performance for interference suppression. Finally, two FPGA-based implementations are presented: pipeline scheme and iterative scheme. After analysing the different characteristics of each implementation, we discuss the suitable applications for these schemes.
I. INTRODUCTION
Due to the benefits of information security and high spreading gain, spread spectrum system is prevalent in military and civilian wireless systems. Spread spectrum system has the capability of narrow-band interference suppression. However, if the interference-to-signal ratio (ISR) is close to or higher than the spreading gains, the system will lose its immunity to interference and the receiver cannot work normally. Therefore, it is necessary to introduce interference suppression technologies to improve the anti-jamming capability.
In general, the interference suppression technologies can be classified into three schemes: time domain scheme, frequency domain scheme [1] and code-aided interference suppression scheme [2] . Wherein, the FDAJ algorithms with good application prospects, transform the complex filtering process in time domain into simple threshold comparison in frequency domain. With the large amount of applications on FPGA chips, FPGA-based implementation for FDAJ algorithms becomes another research hotspot. Currently, abundant research achievements have been presented on FDAJ algorithms. An adaptive threshold FDAJ algorithm and its FPGA implementation were proposed in [3] . With the statistical analysis of interfered signal via MATLAB, the judgment threshold can be determined off line. The simulation results shows this algorithm has better anti-jamming performance in the case of fixed interference signal. However, considering real-time dynamic interference, the selected threshold cannot be adjusted to make it matched to the interference, which will limit the application scenarios. In [4] , the distributions of signal envelope and squared envelope in spread spectrum system were analyzed in detail. Based on this distribution, an interference suppression algorithm with segmented thresholds was proposed. This algorithm requires segmented interference suppression according to the amplitude of the frequencydomain sample, which would result in multiple complex comparisons to decide interference. In [5] , Zou proposed an overlapped windowing FDAJ algorithm for narrowband interference, which iteratively computed the adaptive threshold. However, this algorithm simply reset the amplitude of interfered sample to zero when this sample is determined to be interfered. This operation would be expected to cause losses to the valid signal in the case of high ISR. In this paper, the proposed FDAJ algorithm utilizes an adaptive iterative threshold which considers the above defects and can effectively suppress both single frequency and narrowband interference.
The remainder of this paper is organized as follows: Section II generally introduces the FDAJ algorithm, and intensively proposes the iterative calculation of threshold and theoretically derives the initial threshold. Some MATLAB simulation results and the analysis on interference suppression performance are given in Section III to validate our algorithm. In Section IV, two different FPGA-based implementation schemes and the corresponding applications are presented. Finally, Section V concludes both the algorithm and the implementation schemes.
II. ITERATIVE THRESHOLD FDAJ ALGORITHM
In this section, after briefly introducing the FDAJ algorithm, we derive the initial threshold and then propose the iterative calculation of the threshold. Finally, a simplified calculation of iterative threshold is also presented regarding implementation.
A. FDAJ Algorithm
The flow chart of FDAJ algorithm is shown in Figure 1 . In this paper, we assume an overlapped window FDAJ algorithm is used to reduce the spectrum leakage caused by DFT. The interfered samples in time domain are windowed by generalized hamming window and then fed into FFT module to obtain frequency domain samples. The interference judgment and suppression (IJAS) module will deal with these frequency domain samples to filter out the interference. Then the anti-jamming frequency domain samples are recovered to time domain samples by IFFT. At the end of the process, an overlap-add synthesis output is done to reduce the loss of signal-to-noise ratio (SNR) [6] . From Figure 1 , the IJAS module is critical to the FDAJ algorithm, which consists two steps: interference judgment and interference suppression. Interference judgment is essentially to compare the frequency domain sample with a given threshold. If the sample is larger than the threshold, then it is determined to be interfered and required interference suppression; otherwise, the sample is considered valid signal and just kept intact. Interference suppression is mainly classified into two methods: zero clamping and threshold clamping. Because zero clamping will lose some amplitude information of valid signal and make iterative calculation difficult, we tend to threshold clamping in our algorithm. After the operation of interference judgment and suppression, the interference among output samples is reduced to an acceptable level.
B. Derivation of Initial Threshold for Interference Judgment
As mentioned above, all the frequency domain samples should be compared with the threshold in the IJAS process; therefore, how to set up the threshold plays a decisive role in anti-jamming performance. Here, due to the simplicity, the first-order statistic is applied for interference threshold calculation and the corresponding formula can be formatted as below:
where K is the threshold optimization coefficient; u is the mean of the amplitude of frequency-domain samples. What we will discuss below is how to optimize the coefficient K theoretically with the help of Narrow-band Gaussian (NBG) model. The spread spectrum signal can be expressed as
is the valid signal and ) (k N is the additive noise. After N-point DFT, the signal is transformed into
, which can be approximated to be NBG distributed [4] . According to the characteristics of the NBG model, the envelope ) ( ) ( n N n S + is Rayleigh distributed while the squared envelope
is exponentially distributed. The interference threshold can be derived with the probability density function (pdf) of exponential distribution in [4] [5] [7] . However, it is found that the value of 2 ) ( ) ( n N n S + tends to be very large which will consume a lot of storage resources when hardware implementation is considered. For this purpose, we will deduce a reasonable value of K according to the Rayleigh distributed envelope.
The mean and pdf of signal ) ( ) ( n N n S + which is Rayleigh distributed can be formulated as follows:
When first-order statistic, that is, mean is used, the threshold can be computed as
Here we just regard
. We should minimize the loss of valid signal and the formula in probability form will be
By (5), the probability corresponding to different K can be computed, as is shown in Table 1 :
0.9568 0.9991 1.0000 1.0000
Obviously, when 4 = K , all valid signals would not be lost. What's more, the optimized K is easy for hardware implementation by simple bit-shift operation.
For the static statistical characteristics of NGB model, the expectation, ( ) ⋅ E can be approximated by the statistical
). Till now, we have deduced the threshold optimization coefficient and also the initial threshold for interference suppression.
C. Iterative Calculation of Interference Threshold
Because the input signal contains strong interference which will result in a higher interference threshold according to the initial threshold, interference often cannot be suppressed completely and remain a lot after only one suppression. With this consideration, we present an iterative interference suppression algorithm. By several judgments and suppressions, the calculated threshold can gradually approximate the optimal one for interference suppression, which can keep the valid signal and suppress the interference as much as possible. The detail iterative algorithm is designed as follows.
1) For the first interference suppression, the mean of frequency-domain samples and the initial threshold could be calculated as
where ) (n R is the amplitude of frequency domain samples.
2) Compare ) (n R with 1 TH and do the interference judgment and suppression as
Here, ) ( 1 n R is the input of the second interference suppression process.
3) The mean and interference threshold for the second suppression can be recomputed as (6) and (7), that is,
TH to do the second interference judgment and suppression and obtain the new output ) ( 2 n R .
The subsequent threshold calculation and interference judgment and suppression are similar to step 3) and 4), which always use the last output as the input for the new iteration. Here we do not repeat it for simplicity.
D. Simplified Calculation of Iterative Threshold
The re-computation of the mean is complicated when the number of accumulated samples is large in IJAS process. To simplify the calculation, we propose another algorithm for the mean as ( ) ( )
is the amplitude of spectrum sample which is bigger than
and L is the total number of interfered samples in the i-th IJAS process. The simplified calculation is favorable in engineering applications when the number of iterations and the points of FFT are large.
This iterative anti-jamming algorithm can track well with the interference by real-time updating the threshold, and be effect even in the case of no interference. When there is no interference, based on the threshold coefficient optimization strategy, all the valid signals are retained for all the frequency domain samples will be less than the interference threshold; when interference exists or is stronger, we can get the optimal threshold for interference suppression by the iterative means. In practical applications, the number of iterations can be determined adaptively according to the number of samples with clamping operation for an iteration. We will study on the adaptive number of iterations or early-stopping strategies in the future work. In this paper, three iterations are enough for effective interference suppression in Matlab simulation and FPGA implementation.
III. SIMULATION RESULTS AND ANALYSIS
In this section, all the simulations are based on these parameters: COMPASS C/A code with bandwidth 20.46MHz, sampling frequency 62MHz and digital IF 15.48MHz; colored Gaussian noise with bandwidth 20.46MHz and SNR -20dB; and narrow-band interference with bandwidth 2MHz, center frequency 15.48MHz and SIR -30dB.
According to the characteristics of spread spectrum signal, the correlation between the received signal and local C/A code can be used to measure the interference suppressing performance.
The spectrograms and corresponding correlation for the original input, after one iterative suppression and after three iterative suppression are illustrated in Figure 2 and Figure 3 .
From the above comparison, we can easily conclude that, 1) there is no distinct correlation peak without interference suppression and the receiver cannot surely work properly; 2) after one iterative anti-jamming, the interference is suppressed to some extent, however still left over and therefore the correlation peak is not obvious, which results in poor performance of position; 3) after three iterative anti-jamming, the interference is almost completely removed and the correlation peak is highlighted, which brings out superior performance.
IV. FPGA-BASED IMPLEMENTATION OF THE PROPOSED
ITERATIVE THRESHOLD ANTI-JAMMING ALGORITHM As is shown in Figure 1 , the structure of the FPGA implementation for the iterative threshold anti-jamming algorithm we propose is divided into five major parts: add window module, FFT module, IJAS module, IFFT module and the synthesis output module. The development platform for FPGA is Xilinx ISE10.1 and the selected FPGA chip is XC5VLX155 which has large logical resources in Vertex-5 series.
As for parameter settings in implementation, the window length is set to be 512-point as well as the depth of all used RAM. In addition, the FFT and IFFT operation are implemented with IP core in scaled mode to reduce the subsequent storage utilizations.
With the idea of exchanging storage resources and processing rate in FPGA implementation, this paper proposes two implementations: pipeline scheme and iterative scheme, to realize the function of IJAS module. Because all the modules except IJAS module are identical for the two different schemes, we just focus on the implementations of IJAS module in the following part.
A. FPGA-based Implementation in Pipeline Scheme
The flow chart of IJAS module in pipeline scheme is shown in Figure 4 , where ICU, AU, TCU and PU are the abbreviations of Interference Clamping Unit, Accumulation Unit, Threshold Calculation Unit and Processing Unit respectively. Another notation is we do not consider the simplicity of threshold calculation as (12) because of little consumption to implement AU.
In Figure 4 , we only show the iterative process for one windowed signal and the process is designed as follows: . Otherwise, keep the original stored sample for the sake of no interference. 5) RAM2 and RAM3 receive the outputs of ICU1 and ICU2 respectively. The operations of sample storage, threshold calculation and interference judgment and suppression in the 2 nd and 3 rd is similar to 1), 2), 3) and 4). When PU3 completes all the operations, output the antijamming samples to the IFFT module.
B. FPGA-based Implementation in Iterative Scheme
In order to save up hardware resources, we propose another FPGA-based implementation in iterative scheme. The flow chart of IJAS module in iterative scheme is shown in Fig. 5 , where DISU, AU, DPSU, CU, SMU and FR are the abbreviations of Data Input Selection Unit, Accumulation Unit, Data Processing Selection Unit, Comparison Unit, Sum Modification unit and Flag Register respectively.
In this scheme，the techniques of Ping-Pong operation, high-speed clock RAM reading and the simplicity of threshold calculation are mainly involved to realize three iterative process. Assume that the working frequency of 512-point FFT is in f and that of the IJAS module is s f which is determined by the number of iterations. If we set up 3 iterative process, then
at least without conflict for RAM1 and RAM2. The process shown in Fig.5 is designed as follows: TH according to (7) at the moment that RAM1 is overflow.
2) When RAM1 is overflow, DISU alternates RAM2 to receive and store the samples from FFT module. Do the same operations of computing 3) While RAM2 is storing, read samples from RAM1 and make the process of them for 3 iterations with the frequency s f . Here we introduce a 512 bit-width Flag Register (FR) with the aim to simplified computation as (12) and avoidance of write-back of RAM1 and RAM2. The 3 iterative process can be further divided into 3 steps in detail.
i. , and feed this modified version of sample into IFFT module; otherwise, directly output the original sample into the IFFT module. 4) When the process for the samples in RAM1 is finished, the storage for RAM2 is also completed. Repeat the step 3) for the samples stored in RAM2 and start to store new data in RAM1.
C. Comparison and Summary of the Two Schemes
The performance of these two schemes for interference suppression is the same due to completely identical substantial. The pipeline implementation is relatively simpler; however it needs to store the data after each judgment and requires greater processing delay. By contrast, the iterative scheme can avoid the storage of intermediate data in iterative process by using high-speed clock to read RAM and the processing delay is rather smaller. In this paper, from the time when the first valid sample is fed into the IJAS module to the time when the first anti-jamming sample outputs, the pipeline scheme consumes a total of clocks, while the iterative scheme only does 512 clocks. Due to the limitation of clock-rate for hardware, the number of iterations in iterative scheme cannot be very large.
The resource utilizations for the two schemes are shown in Table 2 . From Table 2 , we can discover that the resource utilizations for pipeline scheme are slightly more than those of iterative scheme resources except the registers for temporary storage. And this resource gap will be enlarged with the increase of the number of iterations. However the iterative process would require a very high clock, which is difficult or even impossible to achieve for hardware when the number of iterations is larger. From the above comparison, the pipeline scheme can be applied to the scenario requiring multiple iterations and should be provided with sufficient storage resource; on the contrary, the iterative scheme is suitable to the applications with a smaller number of iterations and resource constraint because this scheme requires less resources but needs higher clock rate.
V. CONCLUSIONS
Due to the importance of the threshold in frequency domain interference suppression, we proposed a novel iterative algorithm of threshold calculations and then the interference suppression algorithm based on the computed threshold. In order to accelerate the convergence of the threshold and shrink the loss of valid signals when interference is not strong or does not exist, we also derive the optimal initial threshold based on the Rayleigh-distributed characteristics of the received signal amplitude. For COMPASS C/A code, the MATLAB simulation results validate the correctness and effectiveness of our proposed algorithm. Considering the applications, two FPGA-based implementations are proposed: pipeline scheme and iterative scheme. With comparison of these two schemes, their respective suitable applications are put forward. Note that the idea of iterative threshold can be used easily in some other occasions where the thresholds are difficult to set.
